Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Driving a module output with a reg?

Hello, I'm trying to determine the best way to gain access to the output of a module which is simply a wire - who in it's own module is driven by a continuous assignment statement. The p...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

I would simulate this logic to see if it steps through the statemachine as expected. If I had to guess the integer 'bytes_remaining' can never be set to 0 and as a result that trickles down to the CHECK_ENC_STATUS never being reachable. That was just a wild stab in the dark though, I'm not really following what's going on in the state machine since it's coded in a style that I typically avoid.

By the way you should have reset conditions for your registers.