Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Drive strength settings

Hello: Just starting with FPGA design When the FPGA (cyclone II) drives pins into a device with a specific loading value (i.e 10pf) , is there a calculation or rule thumb to estimate wha...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

There can't be a rule of thumb because the best setting also depends on signal speed and required rise time respectively acceptable signal delays. I usually choose minimum current for general purpose I/O, higher values possibly for clock lines or fast memory interfaces.

--- Quote Start ---

sometimes not all signals are available to connect a scope

--- Quote End ---

I think, it's sufficient to connect one signal to an oscilloscope to see the basic effects of current strength settings.