Forum Discussion
1 Reply
- Altera_Forum
Honored Contributor
Hi,
The CIII fpga is designed to use a external clock source. The internal clock source OSC mentioned in the literature is not available to the user design only for internal startup operations of the FPGA. Technically you can create a ring oscillator with inverters as a hack, but the quality of clock would not controlled compared to using a external clock chip which has clear timing specifications.