Forum Discussion
Altera_Forum
Honored Contributor
18 years agoBD SLS
Thank you. IF interface fpga with 2.5v device,VREF must be connected to 2.5V,and VCCIO could be connected to 3.3V, and in this case,IO ports in this bank is 2.5V standard. Is it right?