JSmit123New Contributor6 years agoDid I set up input timing constraints correctly? I have both clock and data coming from external chip: input_clock, input_data. Datasheet says setup time 3ns, hold time 1ns. Can you please check if these constraints are correct? I believe so but t...Show More
KennyT_alteraSuper Contributor6 years agoYou can refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_timequest_cookbook.pdf page 9
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not working