Design flow problem with PCIe IP

Hello, I'm working on a PCIe design. However there're different design flows, such as Megawizard and Qsys, and different IP interfaces(avalon MM and ST). I'm new to both Qsys and PCIe. My FPGA ...