Deserialize LVDS channels coming from different banks (TOP and RIGHT edges)

Hi Luis,

I think it is possible to use different edges for your serdes. But your lvds speed will be limited, because of the differences in path delays. Now you are using the internal PLL in source-synchronous mode. Maybe for your application it's better to use an external PLL in normal mode. And then tune the PLL phase to optimum for both top and right signals.

Another idea could be to feed the clock to both top edge and right edge and also use a separate serdes for your top and right signals, combining the serdes outputs afterwards. A bit tricky, I must admitt, but not impossible.

But whatever you do: Don't use odd deserialisation factors.

Good luck, Ton