Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributordelay generation problem
hi, i have done a vhdl project with quartus and call it with nios, I don't have good result do to a delay generation. please how can i repair my work and have this result after this delay?? ...
Altera_ForumHonored Contributor
Honored ContributorHi Daixiwen,
can you tell me how to add this register?? If you have an example it will be wonderful and thank you very match.
