Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

define base types when using enum

I noticed something with using the system verilog enum construct to define the states of a state machine. If the following syntax is used, Quartus seems to detect the FSM correctly and the Tra...