Altera_ForumHonored Contributor13 years agodefine base types when using enum I noticed something with using the system verilog enum construct to define the states of a state machine. If the following syntax is used, Quartus seems to detect the FSM correctly and the Tra...Show More
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information