Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

DE115 Lab 1 part 2 Question

can not compile at x <= SW[7:0];, how to fix it? LIBRARY ieee; USE ieee.std_logic_1164.all; ENTITY Lab1b IS PORT ( x : IN STD_LOGIC_VECTOR(7 DOWNTO 0); y : IN STD_LOGIC_VECTOR(15 ...