De1 Nios

hi i have one more clarification, in the DE1 board example nios project they used 100 MHz clock, but in DE1 50 MHz clock(why - in DRAM they shift the phase of the clock also) and also in the reset, they used internal reset option with some time interval. (i saw in verilog code).