Forum Discussion
Altera_Forum
Honored Contributor
13 years agoBy default, unused pins in the fpga are driven to output low during synthesis/pnr. The hex display in de1 is active low; thus all segments are lit up.
By default, unused pins in the fpga are driven to output low during synthesis/pnr. The hex display in de1 is active low; thus all segments are lit up.