Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

DDR3L on cyclone V E (HMC)

Does the cyclone V (5CEFA4F23I7) support DDR3L in Hard Memory Controller ? Handbook says: The SDRAM controller offers the following features: Low-voltage 1.35V DDR3L and 1.2V DDR3U support. Bu...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Use Quartus and Qsys to help you. Put a design together in Qsys, containing the DDR3 controller configured for DDR3L. Constrain Quartus to place the memory I/O along the top edge and see if Quartus offers a fit.

I've given it a quick go, with your chosen device. It's failing to fit my design. However, the error isn't telling me the memory interface can't go on the top edge (I believe it can). I will endeavour to have another go when I have some more time.

I recommend you try yourself.

Regards,

Alex