Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

DDR3 SDRAM controller core

I am working on Cyclone V project (5CEFA5F23C8) and I have DDR3 SDRAM controller core instantiated. I am getting hold violations for the DDR_DQ path. I have seen in the qsys that constraint script...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

I assume you are talking about the TCL files created when a QSYS design generates files. These files should not be added to your project in any way. They are not part of the project, but when run they add settings needed for proper operation of the memory controller.

When you generate files from QSYS, a message is shown telling you what script you need to run. Back in Quartus, you need to use the "Tcl scripts..." command in the tools menu to run the script the QSYS message told you to run.