Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

DDR3 Mem Controller w/ Uniphy Question

For the DDR3 Memory Controller w/ Uniphy IP (Cyclone V / Arria V family), there are some configuration options in Uniphy IP's GUI in Qsys. What are these features under Mode Register 2 and w...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

1) Refer to the "Controller Settings" section - page 3-9 - of the "ddr2 and ddr3 sdram controller with uniphy user guide (https://www.altera.com/ja_jp/pdfs/literature/hb/external-memory/emi_ddr3up_ug.pdf)" chapter of the Handbook. This explains use of both self-refresh and auto-refresh - UniPhy supports both - and discusses, briefly, the use of self-refresh in the context of a low-power mode and auto-refresh for efficiency.

2) Yes. I-temp FPGA, select "Extended".

Cheers,

Alex