DDR3 Hard IP problem (Cyclone V)

our design includes ddr3 hard ip, pcie hard ip and so on. we use CvP to update the fpga core logic, but after update the core, we cann't read and write ddr3 memory. please help thanks!