DDR (Source Synchronous O/P) Interface - unconstrained clock?

Hi, I've been working on a DDR interface between two cards across a backplane and followed the advice offerred by Altera AN33. I have constrained my outputs relative to the output clock (from a P...