Forum Discussion
Altera_Forum
Honored Contributor
16 years agoHello
Not only the relationship between data and clock, the input frequency of the clock also changes from board to board (max is 500 MHz). :mad: I think Dynamic PLL reconfiguration is an appealing idea, if it is available in Arria II. Thanks a lot for your guidance! Any reference design that I can use?:D Regards,