Forum Discussion
lidongyang
New Contributor
2 years agoDDR EMIF support 256bits data width for RDIMM x4?
Hi Intel, Do you know how to create EMIF using qsys that support for 2 AXI masters with different data widths (256bits and 512bits) on RDIMM x4?
AdzimZM_Altera
Regular Contributor
2 years agoHello,
By default ctrl_amm_0 data width cannot be changed.
But you may able to create a generic component based on the EMIF IP so that you would be able to configure the data width to 256 bits.
I'm sharing a video link related to generic component as blackbox in Qsys: https://www.youtube.com/watch?v=mlTlGEXYpsU
Regards,
Adzim