Altera_ForumHonored Contributor12 years agoDDR burst queryCan anyone tell me why DDR supports only burst transactions.
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not working