Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

DDR burst query

Can anyone tell me why DDR supports only burst transactions.

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    12 years ago

    Efficiency.

Recent Discussions

  • sbj's avatar
    GPIO default state before FPGA configuration (weak pull-up vs. pull-down)
    Solved
    2 hours ago
    sbj
  • BrianSune_Froum's avatar
    Cyclone V SoC 5CSXC6 Series GXB Utilization and Limitations
    2 hours ago
    BrianSune_Froum
  • chandu_12867's avatar
    Agilex 5 A5ED043AB23AI2V with pcie and usb 3.1 design issue
    3 hours ago
    chandu_12867
  • BrianSune_Froum's avatar
    Cyclone 10 LP Device Pin Match
    3 hours ago
    BrianSune_Froum
  • Janet's avatar
    To INTEL - Request for Compliance Data from your customer
    5 hours ago
    Janet
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo