Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

DDR burst query

Can anyone tell me why DDR supports only burst transactions.

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    12 years ago

    Efficiency.

Recent Discussions

  • sleh's avatar
    Avalon-ST configuration with Agilex 3 fails
    7 hours ago
    sleh
  • YogeshaDG's avatar
    Cyclone IV E – PLL Power Track Width Recommendation Clarification
    15 hours ago
    YogeshaDG
  • DDimitri's avatar
    Operating temperature for 10M08DCF256A7G
    15 hours ago
    DDimitri
  • SYiwe's avatar
    System PLL of Agliex5 PCIE example design cannot be locked after configuration
    15 hours ago
    SYiwe
  • mario's avatar
    Download links not working
    1 day ago
    mario
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo