Altera_Forum
Honored Contributor
16 years agodangling port&logic
hello .
i wrote a program, then i compile it. and it is compiled properly. this program has 4 entity. after compliation, i could see entity-4 in RTL viewer but there isn't in technology map viewer completely. further more it hasn't any output. when i checked the "connectivity checks" it reveals that the following info: Connected to dangling logic. Logic that only feeds a dangling port will be removed. thank you.