Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

[D-TYPE flip-flop vhdl] a brief question about process

Hello guys, here is vhdl code from the lecture slide. I don't understand why the prof chose the put the output outside of the process. Just wondering, if the clock is slow, and it's not yet at fal...