Forum Discussion
Altera_Forum
Honored Contributor
11 years agocycloneIV GX use 3.0Gbps data rate.error:reserved_gnd_ac5 is too close to lvds IO
hi device is EP4CGX110DF23. refclk is connect REFCLK[0] of pin T9.altgx data rate is set to 3000Mbps. Set pin AC5,AD4,AB5,etc to connect GND. quaturs report a error:non-differential I/O pin '...
Altera_Forum
Honored Contributor
11 years ago --- Quote Start --- what can i do ? --- Quote End --- Generally you do the pin assignments before board layout to ensure you have met these placement rules. In the case of a development kit where you do not have a choice, you make a judgement call and override the rule using an I/O toggle rate assignment. I think this is the constraint you need (if its not, its something like this ...) http://quartushelp.altera.com/14.0/mergedprojects/logicops/logicops/def_toggle_rate.htm Cheers, Dave