Forum Discussion
Altera_Forum
Honored Contributor
17 years agothank you very much
my configuration device is epcs16. and hardware is byteplasterII. i can program FPGA successfully but it did not seems work fine. i program the same code to starixII it can work fine. here is my test code: library ieee; use ieee.std_logic_1164.all; entity test is port ( clk : in std_logic; clk_out : out std_logic; A0 : out std_logic; A1 : out std_logic ); end entity; architecture rtl of test is begin A0 <= '0'; A1 <= '0'; clk_out <= clk; end rtl;