Forum Discussion

New Contributor

2 years ago

Cyclone10LP SEU CRC error implementation (part 2)

Dear support team, I open a new post as the first has been closed without an answer, only references to already read documentation . We have enabled the CRC_ERROR pin and we want to instantiate...

Configuration

Farabi

Regular Contributor

1 year ago

Hello,

I am sorry for late reply. For ref design, can you access this link ?

CRC ref design link C10LP : https://www.intel.com/content/www/us/en/design-example/714548/intel-cyclone-10-lp-fpga-nios-ii-processor-custom-instruction-for-intel-cyclone-10-fpga-design-example.html

I can forward the design to you if you dont have access to this link.

regards,

Farabi

Forum Discussion

Cyclone10LP SEU CRC error implementation (part 2)

Recent Discussions

DO-254 Cyclone10LP / CycloneV

Cyclone 10 LP's Extended Industrial parts

Bidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the node

Obsolescence issues

Avalon-ST configuration with Agilex 3 fails