Cyclone V Transceiver Reconfiguration Registers

Question

Is there a breakdown somewhere of all the parameters in the Cyclone V transceiver reconfiguration registers?

The Cyclone V handbook and more importantly the Altera Transceiver PHY IP Core User Guide only give an overview of the register areas and omit the detail for some annoying reason. I could get a simulation up and running and try some guesstimates in changing registers for my reconfigurations intentions but this seems a backwards approach to me.

Any help is much appreciated as there are only so many times you can re-read these manuals :wacko:

altera_forum · Answer

no, you'll need to file SRs to clarify the vague documentation

altera_forum · Answer

--- Quote Start ---  no, you'll need to file SRs to clarify the vague documentation  --- Quote End ---    thanks I will get on it because these docs are nowhere near complete.

Forum Discussion

Cyclone V Transceiver Reconfiguration Registers

2 Replies

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working