Forum Discussion

Honored Contributor

9 years ago

Cyclone V PCIe hard IP? Megafunction required??

Hello, quick question for everyone. I've been looking over the documentation on the Cyclone V PCIe hard IP and not sure if you need to buy a Megafunction to implement a PCIe link on the Cyclone V? T...

Altera_Forum

Honored Contributor

9 years ago

Hardened IP is a block of logic in the FPGA that has fixed functionality - e.g. PCI Express. Core logic is general purpose logic configurable to your needs.

See the "pci express protocol (https://www.altera.com/products/intellectual-property/ip/interface-protocols/m-pci-express-protocol.html#device-support---hardened-ip-blocks--generation---link-width-configurations---feature-support)" IP page for a little more info.

Cheers,

Alex

Forum Discussion

Cyclone V PCIe hard IP? Megafunction required??

Recent Discussions

Trouble Getting started with Stratix 10 SOC

Bidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the node

Obsolescence issues

Request for COO info

RoHS declaration of 10M50DDF256C8G