Altera_ForumHonored Contributor13 years agoCyclone V LVDS fractional PLL Hi all! I explore cyclone V handbook http://www.altera.com/literature/hb/cyclone-v/cyclone5_handbook.pdf. On page 102 (5-12) I see: Guideline: Use PLLs in Integer PLL Mode for LVDS to dr...Show More
Altera_ForumHonored Contributor13 years agoThe second issue has been resolved, I found non-corner PLLs, for example in Cyclone V E A7.
Recent DiscussionsCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)