Forum Discussion

PascalPolygon's avatar
PascalPolygon
Icon for New Contributor rankNew Contributor
5 years ago
Solved

Cyclone V GX: PLL on LVDS banks & fPLL

Hello guys, I am looking to implement DP to MIPI DSI using the Cyclone V GX. I will need to synthesize the MIPI pixel clock from the DP stream using the fPLL. As I have 2 DSI channels I will aslo ...
  • EngWei_O_Intel's avatar
    EngWei_O_Intel
    5 years ago

    Hi Pascal

    Yes you can.

    Thanks.

    Eng Wei

PascalPolygon's avatar
PascalPolygon
Icon for New Contributor rankNew Contributor
5 years ago

@EngWei_O_Intel

Thank you for the reply. Is it possible to use a mixture of fPLL and integer PLL in the same design?

Regards,

Pascal.

EngWei_O_Intel's avatar
EngWei_O_Intel
Icon for Frequent Contributor rankFrequent Contributor
5 years ago

Hi Pascal

Yes you can.

Thanks.

Eng Wei

  • EngWei_O_Intel's avatar
    EngWei_O_Intel
    Icon for Frequent Contributor rankFrequent Contributor
    5 years ago

    Hi Pascal

    We do not receive any response from you to the previous reply that have been provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

    Eng Wei