Cyclone V: A PLL with multiple clocks and independently adjusting phase of a clock

I have a PLL with 5 output clocks. 4 are at 56.25MHz and a fifth is at 225MHz that is used to sample the other outputs to confirm any phase shift in Signal Tap. The tick-box for "Enable access to ...