Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Cyclone V - Megafunction "ALTIOBUF" Error

hello, i have some problems using QuartusII megafuction "ALTIOBUF". <I'm using Cyclone V(Cyclone V GX Starter Kit) and Quartus 13.1> I create a new megafunction(ALTIOBUF-select 'As an output ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

I have same problems when using "Delay chain" of ALTIOBUF Ipcore with cyclone V.

When I create this ip core and install it as top-level entity, I can't complie it although I am success when using this ip core for stratix V.

This is error code when i Ctrl+K:

Error (129029): Input port DELAYCTRLIN[4:0] on atom "iobuf_ipcore:inst|iobuf_ipcore_iobuf_out_cg61:iobuf_ipcore_iobuf_out_cg61_component|sd1", which is a cyclonev_delay_chain primitive, is not connected to a valid source

Info (129004): Input port DELAYCTRLIN[0] of the atom "iobuf_ipcore:inst|iobuf_ipcore_iobuf_out_cg61:iobuf_ipcore_iobuf_out_cg61_component|sd1" is driven by the output port OUTPUTREGDELAYSETTING of the atom "iobuf_ipcore:inst|iobuf_ipcore_iobuf_out_cg61:iobuf_ipcore_iobuf_out_cg61_component|ioconfiga_0", which is a cyclonev_io_config primitive

Info (129004): Input port DELAYCTRLIN[1] of the atom "iobuf_ipcore:inst|iobuf_ipcore_iobuf_out_cg61:iobuf_ipcore_iobuf_out_cg61_component|sd1" is driven by the output port OUTPUTREGDELAYSETTING of the atom "iobuf_ipcore:inst|iobuf_ipcore_iobuf_out_cg61:iobuf_ipcore_iobuf_out_cg61_component|ioconfiga_0", which is a cyclonev_io_config primitive

Info (129004): Input port DELAYCTRLIN[2] of the atom "iobuf_ipcore:inst|iobuf_ipcore_iobuf_out_cg61:iobuf_ipcore_iobuf_out_cg61_component|sd1" is driven by the output port OUTPUTREGDELAYSETTING of the atom "iobuf_ipcore:inst|iobuf_ipcore_iobuf_out_cg61:iobuf_ipcore_iobuf_out_cg61_component|ioconfiga_0", which is a cyclonev_io_config primitive

Info (129004): Input port DELAYCTRLIN[3] of the atom "iobuf_ipcore:inst|iobuf_ipcore_iobuf_out_cg61:iobuf_ipcore_iobuf_out_cg61_component|sd1" is driven by the output port OUTPUTREGDELAYSETTING of the atom "iobuf_ipcore:inst|iobuf_ipcore_iobuf_out_cg61:iobuf_ipcore_iobuf_out_cg61_component|ioconfiga_0", which is a cyclonev_io_config primitive

Info (129004): Input port DELAYCTRLIN[4] of the atom "iobuf_ipcore:inst|iobuf_ipcore_iobuf_out_cg61:iobuf_ipcore_iobuf_out_cg61_component|sd1" is driven by the output port OUTPUTREGDELAYSETTING of the atom "iobuf_ipcore:inst|iobuf_ipcore_iobuf_out_cg61:iobuf_ipcore_iobuf_out_cg61_component|ioconfiga_0", which is a cyclonev_io_config primitive

Info (129030): Output port PADTOINPUTREGISTERDELAYSETTING of a cyclonev_io_config primitive is a valid source for input port DELAYCTRLIN[4:0] on atom "iobuf_ipcore:inst|iobuf_ipcore_iobuf_out_cg61:iobuf_ipcore_iobuf_out_cg61_component|sd1"

Any one help me, plz!!!