Forum Discussion

Honored Contributor

9 years ago

CyClone IV PLL Dynamic Phase Shifting Probem

I am experimenting with dynamic phase shifting using a Cyclone IV, DE0-Nano board and Quartus 13.1. My reference input clock is 50Mhz and I have several output clocks all configured for 50Mhz as wel...

Altera_Forum

Honored Contributor

9 years ago

FWIW, I tried the same experiment on a Cyclone V board and the phase shifting worked properly.

Forum Discussion

CyClone IV PLL Dynamic Phase Shifting Probem

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working