Forum Discussion
Altera_Forum
Honored Contributor
10 years agoHi nicx82,
Just wonder if you are using the PLL locked output signal to drive any core logic? My understanding is this signal can be used to drive logic which need to wait for the PLL output to be stable. Do you encounter any compilation error when doing so?