Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Cyclone III AS Configuration

Hello, I am having some problems getting AS configuration working with my Cyclone III FPGA. I am using an EPCS16 for the configuration chip and the C3 is a EP3C25F324C8N on a custom board. Th...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

I believe in the Cyclone III the POR delay is controlled by the AS setting (fast or slow). The clock is supposed to stay at 30 MHz for either setting. I'll check my scope again to make sure it's not a measurement issue.