Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Cyclone III AS Configuration

Hello, I am having some problems getting AS configuration working with my Cyclone III FPGA. I am using an EPCS16 for the configuration chip and the C3 is a EP3C25F324C8N on a custom board. Th...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Perhaps I am mistaken as I have not worked with Cyclone III. But on the Stratix II devices, Fast and Slow control the speed of the active serial clock (40MHz vs. 20MHz). The POR delay is controlled via another pin.

Jake