Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Cyclone III AS configuration bizarreness

I am using a cyclone III (EP3C25F324C8N) with an EPCS16 configuration device. I am programming the configuration device through the FPGA with the serial flash loader. The problem is that the Cyc...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Thank you for the post. I am running at very low frequency (8.192MHz), therfore, waveforms look very clean. I confirmed that using an osciloscope.

I had the probes atttached to CLK and DATA while I was programming the FPGA so if the probes are reason for clean waveforms, they were attached

during the whole event. I do not think that data is wrong because with 75 us pause between the bursts the /STATUS never goes low, which should mean that all checksums are OK. I am so confused...