Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Cyclone III - storing configuration in flash

Hi all,

Ive read up on FPGA configuration as much as possible, but I still have some questions that are answered. For my application I would like to store FPGA configuration aswell as my Nios software in parallel flash (CFI).

From what i've read, it seems that active parallel programming is only available to P30/P33 chips. Is this correct?

When I change the configuration mode to active parallel, it complains that some pins are being used (the ones connected to the flash chip). I can't really understand why this is, the flash chip is connected to the processor via avalon bus and comes out to my .bdf. Am I missing something?

Also, if the FPGA configuration is stored in parallel flash, how does the FPGA know where to get its config data from? Do you have to store it at a certain address?

Thanks!!!
No RepliesBe the first to reply