Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Cyclone II PLL ESD Sensitivity

Hi all! I have a problem with a Cyclone II design. I have taken a lot of measures against ESD and power supplies remains stable when discharging to the board connectors. I am howev...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Yes, according to the documentation. The basic point is to synthesize transitions for all possible state variable encodings, not only the legal states. This implies only a minor extensions to the FSM logic, but isn't done in standard encoding.