Forum Discussion

Honored Contributor

17 years ago

Cyclone II PLL ESD Sensitivity

Hi all! I have a problem with a Cyclone II design. I have taken a lot of measures against ESD and power supplies remains stable when discharging to the board connectors. I am howev...

Altera_Forum

Honored Contributor

17 years ago

Will it be enough to enable the "Safe State Machine" parameter in the analysis and synthesis settings in Quartus? Will it implement all states then?

Forum Discussion

Cyclone II PLL ESD Sensitivity

Recent Discussions

Part Status request

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

IBIS models GTS banks agilex 5E