Cyclone 10LP DDIO extra one clock latency

Hi! I am using Cyclone 10LP to catch data from AD9257. Data and frame clock coming form ADC are LVDS signals and frame clock is connected on clock capable LVDS pins. Frame clock is forwarded to PL...