Forum Discussion
sambesse
New Contributor
New ContributorCyclone 10 LP PLL frequency far too low
Hello, I am working on a Cyclone 10 lp problem using an internal PLL. I'm using the above AHDL code to configure it. The expected output is 245Mhz, since it's a 30.72MHz input and a mu...
- Hi,
the small differences is frequency are obvious, you should be able to provide consistent values. However none of the quoted warnings is related to a fundamental problem that would prevent PLL function.
Some questions.
What's the reference clock source?
Is it a known working development board or custom design? In the latter case, are you sure that all hardware requirements, e.g. connection of PLL supply pins are met?
AqidAyman_Altera
Regular Contributor
Regular ContributorI’m glad that your question has been addressed. If you have a new question, Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
