Cyclon III - DDR2 signal integrity

I am having issues with my interface between a Cyclone III and external DDR2 SDRAM. The design works for a small period (between 15 and 30 mins) and then stops. I have traced this down to the exter...