Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Creating delay using logic?

Hello again, My latest challenge involves generating an SPI clock from an incoming stream of SPI data. I've been successful in getting the MAX II to produce the SPI clock, however the data...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

--- Quote Start ---

generating an SPI clock from an incoming stream of SPI data

--- Quote End ---

It's neither clear, what you exactly want to achieve, nor what you are actually doing. The above description sounds like CDR (clock-data recovery), but it won't work with SPI in general, because SPI has no guaranteed clock edges.

The problem would be clearer, if you showed some waveforms and your basic circuit, I think.