Altera_ForumHonored Contributor17 years agoCreating delay on an internal signal I have an internal signal on a Cyclone II that I need to delay on the order of several nanoseconds. Best practices and omg-he's using-asynchronous-code aside, what would be the best way to do this? C...Show More
Altera_ForumHonored Contributor17 years agoQuartus simulator can be also expected to show the real timing.
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts