Forum Discussion

Honored Contributor

17 years ago

Creating delay on an internal signal

I have an internal signal on a Cyclone II that I need to delay on the order of several nanoseconds. Best practices and omg-he's using-asynchronous-code aside, what would be the best way to do this? C...

Altera_Forum

Honored Contributor

17 years ago

Forum member Rysc has demonstrated, how to set delay by timing constraints:

http://www.alteraforum.com/forum/showthread.php?t=3068

A delay can also generated manually by inserting logic-cells with a keep attribute. With Cyclone III, 4 to 5 logic cells insert 1 ns delay.

Forum Discussion

Creating delay on an internal signal

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts