Altera_ForumHonored Contributor10 years agocpld relatedcan i implement a demodulator circuit including fir filter and envelop detector in a cpld like fpga....
Recent DiscussionsAsynchronous FIFO and discontinuous write clockUsing Clocklock+Clockboost on EPF10K100GC503-3DX with Quartus 9.0SP2. How?Arria 10: Remote Update Watchdog unpredicted behaviorEstimate the power consumption of the MAX 10 device 10M08SLV81I7G[USB-Blaster] Detected as "USB-Blaster Variant" on SLES12 – Causing Detection Issues