Counting on falling and rising edge of clock

hi is it possible to design dual edge counter in altera , what which is possible in xilinx cool runner series reagards baba -- Xilinx --- library IEEE; use IEEE.std_logic_11...