Forum Discussion
Altera_Forum
Honored Contributor
14 years agoCould some one explain some thing in this schematic please :)
Im very new to FPGA's and am using this attached schematic to crib from. every thing makes sense apart from the following FPGA pins pins 26,81 held high to 1.2v pins 27,80 held to ground ...
Altera_Forum
Honored Contributor
14 years ago --- Quote Start --- Im not quite sure what you mean here? is this some sort of resistor down to gnd? what does this achieve? --- Quote End --- A source termination is a resistor in series (in-line) with the clock trace, eg., device pin, then resistor, then the trace continues. This resistor should be between 20 and 40 Ohms. It allows you to match the impedance of the transmission line from the clock to the destination. It works well for point-to-point clock traces. If you do not have these resistors, and you have long traces, then you may see ringing on the clock edges. This ringing can cause issues with your design. Cheers, Dave