Could not find rtl_work.TB.vhd

--- Quote Start ---

Again, i don't know what a Tcl script is

--- Quote End ---

Then you are not "listening" to what I am trying to explain to you. A Tcl script is just a series of commands.

You are using a Tcl script called PFC.tcl - where did it come from?

--- Quote Start ---

"You must also run the Tcl from the Quartus console. You do that by sourcing the file" This (if it is the Tcl script) returns nothing

--- Quote End ---

The Tcl script will do whatever you have written in it. If you have not written it to print messages, then of course it will not display anything in the console.

--- Quote Start ---

Yes i'm a useless engineer, but i'm trying to end my degree.

--- Quote End ---

Don't take it that way. You are an "inexperienced" engineer. However, if you expect anyone to help you now and in the future, when you ask for advice, you need to listen to it, and then formulate follow-on questions indicating what you have done, and what you have failed to understand.

Cheers,

Dave

--- Quote Start ---

Then you are not "listening" to what I am trying to explain to you. A Tcl script is just a series of commands.

You are using a Tcl script called PFC.tcl - where did it come from?

--- Quote End ---

I suppose was generated from files, if U go on on asking existence questions about tcl, then maybe i should ask for a better bibliography...

--- Quote Start ---

The Tcl script will do whatever you have written in it. If you have not written it to print messages, then of course it will not display anything in the console.

--- Quote End ---

Okay, what do this answer got to do with the modelsim compiling succesfull?

--- Quote Start ---

Don't take it that way. You are an "inexperienced" engineer. However, if you expect anyone to help you now and in the future, when you ask for advice, you need to listen to it, and then formulate follow-on questions indicating what you have done, and what you have failed to understand.

Cheers,

Dave

--- Quote End ---

Don't blame why young people don't study nowadays, sometimes i understand them, to get shattered this way.

To resume, after the prodigious sourcing of the code, this is the situation.

error (10481): vhdl use clause error at producten.vhd(3): design library "work" does not contain primary unit "fixed_package"

error (10800): vhdl error at producten.vhd(3): selected name in use clause is not an expanded name

error: quartus ii 32-bit analysis & synthesis was unsuccessful. 2 errors, 1 warning

Well, like you don't realise my situation and don't bother tell me a bad stdent, i will tell you that i cannot do the researching figure you would expect because i've got 10 days to endy my project if i fail, i will have to repeat the subject again, do you understand my hurries? Hope so.

And i've spent 3 days wandering without any advance, how do you think i would feel?

--- Quote Start ---

don't bother tell me a bad stdent

--- Quote End ---

I'm not telling you you are a bad student. I am giving you advice on how to learn, regardless of whether you are a student or not.

Keep in mind that I do not work for Altera and do not have to help you. No one on this forum does. If you want help, then you have to have a good attitude in return.

I understand you are frustrated. The tools are complicated. You should have been given more time than 10 days to learn how to use a tool and to complete a project.

I can see that you are overwhelmed. Why don't you post your code and let me take a look. I'll try and setup a Quartus project for you that will work.

Cheers,

Dave

--- Quote Start ---

I'm not telling you you are a bad student. I am giving you advice on how to learn, regardless of whether you are a student or not.

Keep in mind that I do not work for Altera and do not have to help you. No one on this forum does. If you want help, then you have to have a good attitude in return.

I understand you are frustrated. The tools are complicated. You should have been given more time than 10 days to learn how to use a tool and to complete a project.

I can see that you are overwhelmed. Why don't you post your code and let me take a look. I'll try and setup a Quartus project for you that will work.

Cheers,

Dave

--- Quote End ---

Well,

1 I've been given a year, but the subject that teach me VHDL started on february.

2 The final exercise of the subject was to use I2C to start a D2 audio, i did never see I2C until this year, as a result to my poor skills, and thankfully i was helped by a colleage, i finished the 20 of july, on 30 of july my teacher who holds my project, went on holidays 30 days so he explained poorly my project by ovius reasons, so i didn't started (In summer i made the memory and all the teoric research) since 1 september, it has taken 12 days to wrote all codes in those 10 files you could see, nowadays i'm stuck in the modelsim that during the exercise didn't gave me any problems, i've asked my exercise master of the university and doesn't have any clue of Modelsim. So here we are.

Please help me as fast as you can, i go to a privete school since i am no good student for a public one and a single subjects costs lots of money to repeat it cause modelsim does not work.

--- Quote Start ---

it has taken 12 days to wrote all codes in those 10 files you could see

--- Quote End ---

Please upload a zip file with the files, and I'll take a look.

--- Quote Start ---

Please help me as fast as you can

--- Quote End ---

Ok.

Cheers,

Dave

I should not post my code is my final 5th year engineering project by obvius reasons i can't.

Yes it is an easy project but i did not have more time for something bigger.